Abstract -A switched-capacitor (SC) instrumentation amplifier (IA) is presented, which uses correlated-double sampling (CDS) to reduce the amplifier offset. Additional offset caused by clock-related charge injection is canceled by a symmetrical differential circuit topology, and a three-phase clocking scheme. An experimental low-power test cell has been integrated, showing 100-pV equivalent offset voltage, and input noise equal to 270 KV. For a fixed gain equal to 10-and 8-fcHz sampfing frequency, the power dissipation is 36 UW (power supply 5 V), and the circuit only measures 0.2
I. INTRODUCTION
I N THE DESIGN of medical equipment, an evolution is observed towards miniaturization and reduction of power consumption. In this, integration of complex electronic functions on one single chip is becoming a vital point [8] .
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One of the most critical instrumentation amplifier building blocks is, of course, the (IA): physiological signals usually are very low-level (microvolt), mostly carry information around dc, and exhibit a large and varying commonmode (CM) voltage. Amplifier stages are required at the transducer output, to amplify these signals to a nominal level, adequate for further processing. The offset and integrated noise voltages, which can be attributed to the IA, should be small compared to the input signals; also spurious responses, from common-mode voltages, and disturbances on the supply lines, should be negligible. Gain accuracy, signal bandwidth, and input impedance also are important design specs.
In typical discrete configurations, these requirements are met by using high-quality passive components, by a careful circuit layout, and trimming [20] . In an integrated signalprocessing concept, 8 or 10 parallel channels with their own IA are put on the same chip: the design rtbw can only rely on the matching and reliability figures of the MOS technology in which the circuits are implemented, and on the (automatic) compensation and correction schemes, inbedded in the circuitry.
There is a growing consensus to jump over from the established ,time-continuous approach, to the time-discrete switched-capacitor (SC) approach. This decision is based mostly upon technological design considerations such as sensitivity and matching [12] .
Recently, SC techniques have been applied to implement totally integrated IA circuits [2]- [4] . The published building blocks are fully differential stages, which rely on two signal-processing mechanisms:
1) The offset is measured in one clock phase, stored on capacitors, and, then subtracted in the subsequent signal amplification clock phase. This technique is known in literature as correlated double sampling (CDS) [9] ,[10]; CDS not only effectively reduces the offset voltage of the active parts, but also introduces a zero at dc in the transfer functions of the l/~-noise and the power-supply noise sources.
2) By the symmetrical differential topology, most spurious signals (like power-supply noise, common-mode signals, and clock feedthrough) appear as common-mode signals, and so are reduced by the CM rejection of the IA. topology, but which also compensates for charge injection SW* SW,, at the most critical nodes [21] . In Section II, the working principles and design equations are clarified. In Section III, IĨ 1 measurements are shown, carried out on an experimental *2t est cell, having a fixed gain of 10 (i.e., 20 dB) [1] . As the (a) '3ĩ nfluence of clock feedthrough (charge injection from the switch transistors) is crucial, Section III is partially devoted to discussion of clock feedthrough and the circuit specs related to it, such as equivalent offset and CM rejection.~v "
II. DESIGNOFTHESC INSTRUMENTATION AMPLIFIERWITHOFFSETCANCELLATION
The SC instrumentation amplifier, presented here, has some correspondence to the circuit of Yen [2],[3] : This means that the input-output switching topology is mainly the same. However, the offset compensation approaches differ widely.
Yen has implemented a two-phase system with two operational amplifiers, and with the coupling capacitors between them serving as offset memorizing devices. One of these amplifiers has a severe upper limit on dc open-loop gain, because in the compensation phase, this amplifier has to amplify its own offset voltage without output saturation. Clock feedthrough is only canceled to the first order by the strictly symmetrical configuration. Equivalent input offset voltages of approximately 1 mV have been reported [2] .
The newly invented IA, as shown in Fig. 1 , is based on a three-phase clocking scheme. The scheme is completely insensitive to parasitic capacitances. Phase 1 and 2 are the "regular" SC clocks, and due to their switching action, the circuit exhibits a fixed gain. Clock phase 3 does not interfere with the input-output characteristics; its longer duty-cycle (with respect to phase 1) is aimed at the sensing and sampling of amplifier offset and phase 1 clockfeedthrough voltages.
As a compromise between specifications, area and power consumption, an integrated IA can be split into identical sections, with a moderate gain (e.g., 10 or 20). In Fig. l(a) the total circuit schematic of such an IA is drawn; identical stages can be cascaded to obtain a higher gain. The input capacitors a. C and the feedback capacitors C determine the stage gain a. The capacitors C~are the offset "hold" capacitances. By the CDS mechanism [9], the output terminals only carry valid signal information, during clock phase 2. Capacitors CL and the switches S W12 and S W13 function as a sample/hold stage, and also stabilize the internal amplifier during this clock phase. Buffers B UF1 to B UF4 are added in order to be able to monitor the measured circuit without altering in a drastic way the to (vK, vL) .
capacitive and resistive loading of the output (and also accuracy and resolution). Their offset, of course, is not compensated for, but their individual contributions can be measured, as will be commented on further.
Node V~to V~refer to the input nodes (V~, V~), the output nodes (V& V~, V~,V~) and the control input nodes (Vc, V~) of the amplifier in the IA; the equivalent circuit schematic of it can be found in Fig. l(b) . Globally, it has the topology of a differential-in, differential-out operational transconductance amplifier (OTA) [6] with CM feedback loop [11] . In the presented configuration, transistors Ml 1 to M14 are biased in the linear region; these voltage dependent resistors act as active-source degeneration of the current mirrors. The CM feedback loop has been opened, and the gate terminals of transistors M13 and M14 serve as a clocked auxiliary input pair, aimed at the cancellation of amplifier offset. In the following discussion, the OTA gain from the main input ( V~,V~) is named Al, the OTA gain from auxiliary input ( P'c,V~) to output is named A3. For buffering and level-shifting purposes source-followers with gain A2 (nominally 1) are incorporated.
In clock phase 1, the input signal is sampled on the input ,, capacitors a. C, the feedback capacitors C are disconnected from the circuit, and discharged. By switches S W6 and S W7, the OTA has partial feedback from the output to the auxilia~input. The output voltage (and so also the voltage on the hold capacitors C~) carries information on the offset voltages, which can be associated with the differ- 
As A2 is nominally 1, and Al and A3 are both much higher than 1, formula (1) simplifies to
as long as VOffland VOff3 are on the same order of magnitude as VOffl. In the time slot between the falling edges of clocks 1 and 3, this feedback mechanism also stores the additional offset, due to charge injection (clock feedthrough). AV1 is the resulting difference signal between terminals VE and V~, and can be attributed to mismatches in the circuit. In the same way, at the end of phase 3, the differential charge injection AV3 on the hold capacitors Cm ust be taken into account. At the beginning of clock phase 2, the charge on capacitors a. C is dumped onto the feedback capacitances. The effective gain of the stage is equal to the capacitance ratio a. The total effective input offset is then v [
1[
Equatiorts (2) and (3) dictate that gain Al should be sufficiently high (also for reasons of charge transfer accuracy duiing phase 2); for every choice of Al, there exists an optimal choice of A3 which guarantees minitnal offset; this choice is a function of the design parameter a (Fig. 2 )
which has to be evaluated based upon previous experience. &The values to be applied here should be maximal values, corresponding to the statistical +30 boundaries; under these conditions an upper bound on equivalefit input offset can be derived
VO==4-T= (5)
If in a particular circuit the offset voltages are smaller than the rated ones, the equivalent offset voltage will also decrease (but only to the square root of the individual offset voltages !). If they are larger, the amplifier ultimately will saturate in phase 1 or 3, and equivalent offset rapidly becomes worse. Any u priori estimation of the factor a will thus be a tradeoff between specifications and yield. As has already been indicated, the gain A3 is the result of modulating MOS transistors, biased in the linear region. It is clear that this way of operation is nonlinear, so it is very important to check the large-signal correction ability. For the topology of Fig l(b) , this swing can be characterized by an equivalent current correction factor a~; aĩ s the relative current deviation in the associated current rhirror, caused by a deviation of the control terminal AVR from its reference value. The important design parameter is y/rr. y is the ratio of the transconductances of M13 and M8, respectively, i143 and Mll, etc. The symbol n stands for slope in weak inversion, and is approximately 1.4; it enters the equations as the input differential pair A41/M2 is biased in weak inversion. This option guarantees that for a given gain-bandwidth product (GBW), the power consumption is minimal [14] . It can be seen in Fig. 3 that negative correction factors (i.e., turning M13 off) are much easier to achieve than positive correction factors. To get a reasonable correction capability in this circuit configuration (10 percent in both directions), moderate values of y, leading to reasonable transistor dimensions, are sufficient.
As calculations show, this IA topology has ideally an infinite reduction of CM signals; even the mismatching between switched capacitors, or alternatively, between parasitic capacitances, does not influence the CM gain. Actual CM behavior will be governed by two mechanisms: a) There will be nonzero CM gain according to the b) nonzero CM gain of the differential OTA itself; as this last gain is divided by the open-loop gain Al, this effect can be neglected. The dynamic redistribution of switch channel charge over source and drain electrodes depends on impedance levels at those electrodes during switching. Therefore mismatches in impedance levels can create a differential signal. According to the above discussed circuit principles, some design rules can be given, in order to characterize the total amplifier. Open-loop gains Al and A3 are functions of the transconductances g~and the much less predictable output conductance gO. As soon as minimal specs are fulfilled with respect to charge transfer inaccuracy, their exact values are not critical. However, their ratio A1/A3, which is a very important factor in the offset compensation scheme, can be calculated to depend solely on transconductances
So, current correction capability (a large-signal spec), and minimal achievable offset (a small-signal spec), are interrelated.
Of equally large importance are the dynamical aspects of this circuit. Due to the switched nature, the OTA has in any clock phase a different transfer function, as is graphically shown in Fig. 4 ; in it the open-loop characteristics referring to gain Al, as well as the closed-loop transfer function are shown. As can clearly be seen on this picture, even for relatively low-clock frequencies, very high GBW products have to be achieved, as effective system bandwidth (BW) is the GBW product in that phase, divided by the loop gain in that same phase (7b)
In this TI (T2) is the total on-time of clock phase 1 (2), and c is the desired change transfer inaccuracy. As the GBW'S in this OTA topology are inversely proportional to the load capacitance (8) it is clear that for typical parameters (A1/A3 = 100, a = 10), the load capacitance in phase 1 at the OTA output should be much smaller than in phase 2, to make the amplifier bandwidths equal and minimal, to reduce the aliasing of noise bands into the baseband between dc and the sam- pling frequency F,. To decouple the large offset hold capacitor C~from the output, source followers/buffers were introduced between terminals V~and V~, respectively, V~and V~ (Fig. l(b) ). Two additional source followers were introduced also at the gates of Mll and M12, where they have no other function than to make the global CM and offset cancellation system insensitive to variations in technological parameters. These source followers add an additional parasitic pole to the loop gain; calculations and simulations show that this amplifier isn't any more stable in unity-gain configuration; however, for the realized loop gains in any clock phase, a sufficiently large phase margin is obtained (larger than 850 typically, according to simulations).
The slew-rate (SR) needed to implement a CDS circuit, is also a very critical design spec, as in each clock phase, the output is reset to the weighted sum of offset voltages (2) 'Rtin=[l-c0sw)l"*"2 ") with maximal output signal amplitude, :-'1 signal bandwidth.
As there is a fixed relationship between GBW and SR, if the input transistors work in weak inversion
SR=4. v.n. k. T.(GBW)/q (lo)
the signal bandwidth f and the signal amplitude Va~P1 therefore determine whether the power-efficient [14] weakinversion operation mode can be used. An experimental test cell has been integrated, with a gain of 10 (Fig. 5) , in a standard 4-pm double-poly CMOS process. The data provided in Tables I and II refer to this design ( Fig. 6 ): this circuit conforms to the topology of Fig.  l(a) , including the four-buffer amplifiers (extreme left and right). This microcircuit has a perfect symmetry line around the horizontal axis, except for two noncritical contact holes in the feedback loop (interconnection across that symmetry line). Also, the output buffers are mirrored around that line of symmetry. The gain-determining capacitors a. C and C are composed of unit capacitors; the much less critical capacitors CL and C~are contiguous areas. Total chip area is about 2.1 mm2, while the IA active area (without buffers) only measures about 0.7 mm2. 
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TABLE II
DIMENSIONS OF MOS TRANSISTORS,WITH REFERSNCE TO FIG. l(b).
Supplyvoltage
Reference voltage
Clock frequency 
III. MEASUREMENTS ONEXPERIMENTAL CIRCUIT
As has been indicated above, the four buffer amplifiers, present in Fig. l(a) , also have been incorporated in the experimental test circuit, in order to be able to monitor voltages without influencing the system behavior (output 841 Fig. 6 . Microphotography of the integrated instrumentation amplifier, using a stsndard 4-Pm p-well double-poly CMOS process; the circuit has perfect symmetry around the horizontal axis, except for two noncritiwt contact holes; atso the output buffers are mirrored around the same line of symmetry.
loading of the IA cell!). However, the specifications of this BUF cell with respect to offset and common-mode rejection ratio (CMRR), are worse than the IA itself (offset standard deviation: 3 mV, CMRR >75 dB), and are not compensated for. Although, the exact characteristics of any BUF cell can be measured, and so subtracted from the final IA measurements by:
cutting off the biasing current of the OTA, which transforms it in an open circuit, with only pico-Ampere leakage; and closifig every switch in the circuit (phases 1, 2, and 3). This allows the measurement of the transfer characteristics of every BUF cell from analog ground terminal to buffer output terminal, in a nondestructive way. All measurements have been carried out on a set of four samples; relevant specs are averaged over this set.
In Fig. 7 the differential outputs of the OTA are shown in operation, according to the set of parameters in Table  111 . In Fig. 7 (a) no differential voltage is applied. During the offset compensation phase a differential output voltage is seen, conformal to the amplified sum of offset voltages, as derived in (2). During phase 2, this offset voltage is effectively cancelled. In Fig. 7 (b) the same picture is shown for a differential input voltage of 100 mV, causing a differential output voltage 1 V. Differential gain a has been measured and is very close to, the a priori 20 dB ( x 10) value (see Table Iv , the systematic error of 0.27 dB being due to capacitor mismatch and charge transfer inaccuracy.
The linearity of the IA has been measured by fitting the low-frequency input-output characteristic in the leastmean-squares sense to a linear relationship, and monitoring the residual voltage, which is shown in Fig. 8 . Total harmonic distortion is lower than 0.5 percent for the whole range of differential signals: 140-mV,~, input level, or 1.4
,~,, 4-V peak-peak output level.
v
Measurements also have been done with respect to noise. Total integrated input-referred rms noise level is shown in Fig. 9 , as a function of clock frequency. At the nominal- sampling frequency F, of 8kHz, noise is approximately 270 pV,~~, and increases rapidly when F, is decreased, as more and more noise bands are aliased. Due to the CDS technique, at F, equal to 8 kHz this noise mostly originates from white noise sources; when the sampling frequency is reduced, the cancellation of l/~-noise gradually deteriorates, leading partially to the observed increase in noise power.
In many applications where IA circuits are applied, there exists a significant mismatch between the resistive impedances of the differential input leads to common. It has been noticed that this influences both unsampled [20] , as well as sampled [21] implementations of IA circuits; more precisely, equivalent offset and CMRR specifications have been reported to be degraded. It is therefore very important to investigate how resistive unbalance affects the performance of the here-presented IA.
In our measurement setup, switchable 100-kfl resistors were introduced between the signal source, and the differential input pair. When the resistors were both switched in the circuit, (or both short-circuited), the rejection of CM signals was very good: more than 100-dB CMRR, see Table IV ). However, resistive unbalance significantly mechanisms being dependent on impedance levels, design techniques described in [17] are advised. We also have measured equivalent offset as a function of sampling frequency, showing the effect of charge transfer inaccuracy on the offset compensation process. These measurements are shown in Fig. 10 for two typical samples.
When F, approaches and surpasses the design spec of 8 kHz, the offset voltages rapidly deviate from their initially very promising values, indicating that this actual test circuit has been designed with a relatively small tolerance in the OTA settling time. IV. CONCLUSION An area and power efficient CMOS microcircuit for IA applications has been presented; the design rules are described, and measurements on typical samples are shown.
A very low equivalent offset voltage of only 100ILV is realized, on an active area of 0.7 rnm2. It is shown how offset and CMRR are influenced by resistive source unbalance. Noise level is 270 IJVr~,.A lower noise level would be beneficial in fully exploiting the advantage of the low-de offset voltage of this IA cell; the 25-PF total capacitance integrated here can be increased within the limits of available chip area and power, to reduce that noise level.
